In re: Chuen-Der Lien et al. Serial No.: 10/619,638

Filed: July 15, 2003

Page 16

REMARKS

In response to the Official Action of August 26, 2004, Applicants have canceled Claims 55-68 without prejudice to pursuing these claims in any continuing or related application(s) and have amended Claims 69 and 84 and page one of the specification. Additional claim fees are also being submitted herewith to accord with the number of claims in the original application that were examined by the Examiner. Thus, the sole outstanding issue is the rejection of Claim 69 under 35 USC § 102(e).

Claim 69 is Patentable Over U.S. Patent No. 6,775,168 to Park et al.

Applicants acknowledge that Col. 4, lines 57-64 of <u>Park</u> et al. describes applying global mask bits to bit lines within a CAM array undergoing a search operation. However, this disclosure of <u>Park</u> et al. describes the global masking operation as a power saving operation that results in a global masking of columns of CAM cells (which retain searchable bits of CAM entries and possibly local mask data) – <u>not</u> the global masking of columns of check bit cells (which retain check bit data used in error detection and correction operations). Indeed, <u>Park</u> et al. provides absolutely no disclosure of using check bit cells within a CAM array. Accordingly, Applicants respectfully submit that the rejection of Claim 69 based exclusively on <u>Park</u> et al. is improper.

Moreover, <u>Park</u> et al. is not prior art to the present application under 35 USC 102(e)/103 because the subject matter of <u>Park</u> et al. and the present application were subject to an obligation of common assignment at the time the inventions were made.

In re: Chuen-Der Lien et al. Serial No.: 10/619,638 Filed: July 15, 2003

Page 17

CONCLUSION

Applicants have amended the specification and Claim 69 in order to place all pending Claims 1-54 and 69-84 in condition for allowance. Applicants have also demonstrated that <u>Park</u> et al. does not disclose operations to globally mask a column of check bit cells containing check bit data during search operations. Accordingly, Applicants respectfully submit that the present application is in condition for allowance.¹

Respectfully submitted

Registration No. 36,925

USPTO Customer No. 20792

Myers Bigel Sibley & Sajovec Post Office Box 37428 Raleigh, North Carolina 27627 Telephone: 919/854-1400

Facsimile: 919/854-1401

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Mail Stop Amendment, Commissioner for Patents, P.Q. Box 1450, Alexandria, VA 22313-1450, on August 31, 2004.

Candi L. Riggs

#392450

¹ Applicants hereby also withdraw any prior cancellation of any claims submitted with the application.